FPGA snippets

Knowledge increases by sharing but not by saving

Psioniq file header for VScode

Append file header in VScode with Psioniq extension

8 min read · September 15, 2023

2023 · vscode · vi
Generic ROM design with SystemVerilog

Design a technology-independent SystemVerilog ROM memory with content initialisation from a file

5 min read · September 13, 2023

2023 · core · en
Pipeline AXIS bus with registered ready signals

Kỹ thuật chèn register trên đường tín hiệu READY của AXI4 Stream

5 min read · September 13, 2023

2023 · rtl · vi
Ultrascale Architecture - part 1

CLB resources

2 min read · March 31, 2023

2023 · xilinx · en
Docker - Quick start

Learn Docker

10 min read · March 30, 2023

2023 · docker · vi
VHDL-4--VHDL operators

Learn VHDL syntax

20 min read · February 25, 2023

2023 · vhdl · en